# RCU: MAIN SEQUENCER

R. Marchesini / LBL Berkeley
E-Mail: RMarchesini@lbl.gov

- Outline:
- Parallel Operations of the Read Out
- Control Signals of the main blocks and handshakes.
  - ↪ EOC
  - ↪ FIFO
  - ↪ SERIALIZER
- Simulations

# Parallel Operations

Three main operations are performed in parallel:





- Column Read Out and data storage in the EOC:

  The data is stored in the pixel memory and the CEU stores it in sequence into the EOC. Each data consist of LE, TE and ADD information.

- Data selection for read out {Le comparison}




  Each trigger is assigned to a time stamp which is the same used for the pixel but delayed by the latency. This Trigger time is stored into the FIFO and used also to select the data in the EOC that matches the same time (LE comp.)




- Read out sequence

  For each trigger a read out sequence is performed. This sequence reads out the selected data in the EOC and serializes it out.

# Column & CEU




The CEU manages two columns reading the data stored into the pixel memory, and write it into the Eoc.

- Operations:
  - ↪ 1. Hit detection
  - ↪ 2. Sparse scan
  - ↪3. Strobe for writing the data in the EOC.

    When the discriminator fire the LE and TE are stored in the pixel memory, and a priority signal ripple down, initiating the data read out. The read out strobe are generated with a 2 phase clock (PHI1, PHI2).

# EOC




- Operations:
  - 1) WRITE, Write pixel data (LE, TE, ADD).
  - 2) LE COMPARISON, Compare the Trigger time stamp (LE delayed) and store the trigger # (TAI)

  3-4) READ OUT, read out all the data that matches the actual trigger # (TeEoc, AddEoc).

  XCK -> 40 MHz, RCK -> 10 MHz

| Op. | Signals | From |
|---|---|---|
| 1) | wEoc ( ^PHI1) | CEU |
| 2) | ac (^TRIGGER^XCK) | RCU |
| 3) | nxt (^RCK ^XCK) | RCU |
| 4) | rock (^RCK ^XCK) | RCU |
| | rock9 | Horiz.Scan |
| | prioO | Horiz..Scan |

Handshake: no rock are produced when all the event are read out (Rock9 -> 1) EOE .

# FIFO




The main function is to store the LE delayed by the latency every time there is a trigger, and retrieve the LE information during the read out phase.

- Operations:
  - ↪1) WRITE.
  - ↪2) READ.

Two independent ports for writing and reading.

| Op. | Signal | From: |
|---|---|---|
| 1) Write | acFifo | RCU |
| | full | FIFO |
| | empty | FIFO |
| 2) Read | nxt | RCU |

Handshake:

A nxt is produced when a read out sequence is terminated and the fifo is not empty,

# Serializer




The rock transfer the data into the serializer.

| Op. | Signal | | From |
|---|---|---|---|
| SDO | rock | (^RCK) | RCU |
| | done | | SER. |

Handshake:

No rock is issued before the done is produced.

# Simulation

Actual simulation is performed on a single column pair and whole read out logic. The actual model for the different block is the following:

RCU: gate level simulation with typical delays.

FIFO: no delays, most gate level, functional view of the memory cell.

SERIALIZER: gate level.

SUBTRACTOR: behavioral model, no delays.

COUNTER: behavioral view, indicative delays.

COLUMN and CEU: low level behavioral model, gate level. All with typical delay.

EOC: gate level and memory cell behavioral model, no delays.

Next: model all the blocks at the gate level when it's possible, and annotate the delays from spice simulation.

The verilog simulation will be performed on the whole chip circuit. It is mainly intended to be used to stress the logic test, covering all the non standard chip operation. This will also check the connectivity between large blocks.

Spice simulation will be performed on large parts, ex: 2 columns pairs and the whole read out logic.


columnpair
I0
hitl<159:0>
hitr<159:0>
inj_left<159:0>
inj_right<159:0>
amp_l<159:0>
amp_r<159:0>
AMP_L<159:0>
AMP_R<159:0>
id
iff
il
ip
ips
itune
vcal
vccd
vth
pixclk1
pixclk2
clk1
clk2
loadbit0
loadbit1
loadbit2
loadmask
write_mask
DI
serin
enable_column
hitbus_bias
hitbus_hor
serout
SerPix
bias
hitbus
RESETb
RESETPIN
INV1_STD
I69
I68
IN
OUT
RESET
COUNTER
counterGenerator
LATENCY<6:0>
XCK
TSI<6:0>
TSC<6:0>
CEU_phi1
CEU_phi2
CEU_speed0
CEU_speed1
CEU_speed2
PHI1
PHI2
ERRHAND
Active low
RegComp
Active Low
IRECCOMP
errFromEoc
errFromEoc,TSC<6:0>
DMSTD_01
DFRB1_STD
DFP_STD
I42<3:0>
I44<3:0>
test
rj
ac
nxtBar
NXTb
ta<3:0>
TA<3:0> Trig. Read pointer
TAI<3:0> Trig. Write Pointer
Rock
RockBar
ROCK
ROCKb
Pri
One
ColB<3:0>
Col<3:0>
AddrOut<8:0>
TeOut<6:0>
TeFromEoc<6:0>
nc3,Col<3>,nc4,Col<1>
Col<4>,nc1,Col<2>,nc2
Col<0>,Add<7:0>
Col<4:1>
Ovfl
Rock0
RockOb
PriO
eocRock
eocPri
nc3,nc2,nc4,nc1
LOGIC1_STD
LOGIC0_STD
I26
I24
TE<6:0>
LE<6:0>
TE - LE
ISUB
addSubTop
NXT
Tot<6:0>
TOT<6:0>
fifoOutLe<6:0>
SUB
SER
serializer2
rock
in<25:0>
SDO
done
I75
One,ta<3:0>,Add<7:0>,Col<4:0>,Zero,Tot<6:0>
taFifo<3:0>
taiFifo<3:0>
Add<7:0>
ROW<7:0>
MAIN SEQ
FULL
EMPTY
LV1
Sync XCK
ACFIFOB
ACFIFO
NXTb
NXT
PRIO
ROCK9
DONE
RCUC
RCU_cont
mode<1:0>
ERR
fifoErr
fifoErr,fifoOutLe<6:0>
FIFO
FIFO I27
in<7:0>
TA<3:0>
TAI<3:0>
resetb
clkbW
clkW
clkbR
clkR
acFifoBar
acFifo
nxtBar
nxt
out<7:0>
full
empty


/hitI<159:0>
◇ 0000000
/RESET
◇ St0
/XCK
◇ St0
/1/RESET
◇ St0
/pixClk
◇ St1
/DI
◇ St1
/1/TSI<6:0>
◇ 47
/10/n248<0:7>
◇ 00
/10/n257<0:6>
◇ 00
/10/n258<0:6>
◇ 00
/1/10/n243
◇ St1
10/1144/wrEoc
◇ St1
/1/LV1
◇ St0
/1/ac
◇ St0
/1/eocPri
◇ St1
/1/nxt
◇ St0
/1/Rock
◇ St0
I<0>,Add<7:0>
◇ xxx
00C
0F0
eFromEoc<6:0>
◇ xx
08
UB.LELAT[6:0]
◇ xx
04
/1/SDO
◇ St0
/1/RCUC/DONE
◇ St1
Time in ns
Cursor = 3175.000
Delta = 3075.000
<0
1000.000
2000.000
3000.000
4000.000
5000.000


1/hitl<159:0> ◇ 0000000
00000000000000000000000000000000000000000000000
XCK ◇ St1
PHI1 ◇ St1
PHI2 ◇ St0
PRIORITY ◇ St1
umn_2x160/PSI ◇ St0
FREEZE PIX
umn_2x160/PRI ◇ St0
READ PIX
TE<6:0> ◇ 00
00 00 00 77 00
adr<7:0> ◇ 00
00 00 00 0C 00
LE<6:0> ◇ 00
00 00 00 7B 00
umn_2x160/RRI ◇ St1
RESET PIX
I0/I144/wrEoc ◇ St1
WRITE EOC
144/Addr<8:0> ◇ 1FF
1FF 1FF 1FF 0F3 1FF
/I144/Te<6:0> ◇ 7F
7F 7F 7F 08 7F
/I144/Le<6:0> ◇ 7F
7F 7F 7F 04 7F
Time in ps
Cursor = 3487500
Delta = -313550
3500000 3550000 3600000 3650000 3700000 3750000 3800000 3850000


IØ/I144/wr□oc
◇ St1
XCK
◇ St1
XCK4
◇ StØ
pix add
◇ 1FF
1FF
ØF3
1FF
1FF
1FF
pix T□
◇ 7F
F
Ø8
7F
7F
7F
pix L□
◇ 7F
F
Ø4
7F
7F
7F
TRIGG□R
◇ St1
TSC (L□ comp)
◇ Ø4
ØØ
Ø1
Ø3
Ø2
Ø6
Ø7
Ø5
Ø4
ØC
ØD
ØF
Ø□
ØA
ØB
Ø9
Ø8
18
19
1B
ACC□PT
◇ St1
NXT
◇ StØ
TAI<3:Ø>
◇ Ø
Ø
Ø
F
F
F
ROCK
◇ StØ
ADD (□OC OUT)
◇ xxx
ØØC
ØØC
T□ (□OC OUT)
◇ xx
Ø8
Ø8
Time in ps
Cursor = 3912880
Delta = −12740
3800000
3900000
4000000
4100000
4200000


/11/RESETb
◇ St1
/11/full
◇ Pu1
/11/empty
◇ Pu1
/11/XCK
◇ St1
/11/LV1
◇ St0
/11/acFifo
◇ St0
/11/tai<3:0>
◇ 1
0
0
1
1
1
/11/nxt
◇ St1
/11/ta<3:0>
◇ 0
0
0
0
/11/TSC<6:0>
◇ 0A
03
02
06
07
05
04
0C
0D
0F
0E
0A
0B
09
08
18
19
1B
1A
1E
ifoOutLe<6:0>
◇ 04
03
02
06
07
05
04
04
0B
09
08
18
19
1B
1A
1E
l0/Read<15:0>
◇ 8000
8000
8000
0001
0001
0/Write<15:0>
◇ 0001
8000
0001
0001
0001
Time in ps
Cursor = 4039590
Delta = 114360
3850000
3950000
4050000
4150000
4250000


/11/175/rock
◇ St1
75/load_shift
◇ St0
/11/175/XCK
◇ St1
/11/175/done
◇ St1
/175/in<25:0>
◇ 2XxXXXx
2019408
2019408
2019408
/11/175/SDO
◇ St0


Time in ps
Cursor = 4139440
Delta = −73932
<0
4200000
4300000
4400000
4500000
4600000
4700000


/11/PHI1
◇ St1
/11/PHI2
◇ St1
/11/ac
◇ St0
UC/124/10/RCK
◇ St1
/11/acFifo
◇ St0
STORE THE LE
/124/10/EMPTY
◇ St0
FIFO NO MORE EMPTY
EMPTY FIFO
/124/10/Empty
◇ St1
C/124/10/DONE
◇ St1
SERIALIZER READY
SERIALIZER READY
/124/10/NXTEN
◇ St1
RESET NXTEN WITH NXT DELAYED
SET EN WITH EOE
124/10/ROCKEN
◇ St0
/11/nxt
◇ St1
START THE READOUT SEQ
/11/Rock
◇ St0
READOUT SRTOBE
READOUT SRTOBE
UC/124/10/EOE
◇ St0
DATA STROBE FOR THE EOE
Time in ns
Cursor = 4088.590
Delta = −51.010
<0
4000.000
4200.000
4400.000
4600.000
4800.000
5000.000


EMPTY
DFN_STD
D
Q
Empty
RCK
CLK
QB
I16
DONE
NAND21_STD
I23
A
B
OUT
DoneBar
IN
INV1_STD
I24
Done
I17
LV1
DFP_STD
XCK
I62
NOR21_STD
I47
ACFIFO
I22
TEST
AND21_STD
I31
ACCEPT
I32
REJECT
tfe
tfeBar
I18
ROCKEN
I71
SRFF_STD
I69
NXTBUF
RESET
EOE
NXTEN
NAND41_STD
I25
I28
NXT
Empty ACTIVE LOW
EMPTY->1 DATA IN THE FIFO (TRIGGER TO BE READ OUT)
DONE -> 1 THE SERIALIZER IS DONE
NXTEN-> 1 PRODUCE NEXT
NXTEN-> 0 START WITH ROCK
NXT ->1
COMPARE THE LE IN THE EOC
READ THE LE FROM THE FIFO
ROCK->1
READ DATA TAGGED (BY THE LE COMP) IN THE EOC
START THE SERIALIZER
NAND31_STD
I33
I57
ROCK
DONE -> 1 THE SERIALIZER IS DONE
ERR
I65
INV3TRI_STD
ROW<4>
I56
GN
EOEB
I54<2:0>
ROW<7:5>
I45
LOGIC0_STD
ROW<7:0>
PRIO
ROCK9
NAND21_STD
I41
INV1_STD
I42
INV3_STD
I43
I44
I46
I55<3:0>
ROW<3:0>
LOGIC1_STD
PRIO ->1 (NOMORE DATA TO BE READ OUT BY THE ROCK)
ROCK9 -> STROBE FOR THE EOE WORD
RCK
XCK
FULL
ADD parity ERR


mod001500
INV2_STD
mod001498
INV1_STD
mode<1:0>
AND21_STD
DFP_STD
ResetBar
CK
mod001221
NOR21_STD
mod001373
NAND21_STD
mod001161
mod001981
mod000054
INV3_STD
mod001075
mod001177
mod001165
mod001171
mod001061
Find a better way to reset everything
Mux21_STD
LONGPH
SHORTPH
CKOUT
RESET
mod001086
mod001349
mod001093
mod001077
mod001067
mod000055